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We report a method of fabricating self-aligned, top-gated graphene field-effect transistors (GFETs) employing
polyethyleneimine spin-on-doped source/drain access regions, resulting in a 2X reduction of access resistance
and a 2.5X improvement in device electrical characteristics, over undoped devices. The GFETs on Si/SiO2
substrates have high carrier mobilities of up to 6,300 cm2/Vs. Self-aligned spin-on-doping is applicable
to GFETs on arbitrary substrates, as demonstrated by a 3X enhancement in performance for GFETs on
insulating quartz substrates, which are better suited for radio frequency applications.
PACS numbers: 85.30.Tv, 72.80.Le
Graphene’s exceptional electronic properties, in partic-
ular its high carrier mobility1, high saturation velocity2
and large current density3 make it an excellent chan-
nel material for future ultra-high-speed electronic de-
vices. Graphene field-effect transistors (GFETs) have re-
cently attracted significant attention for potential radio
frequency (RF) applications,4 with reports of RF GFETs
operating at intrinsic cut-off frequencies up to 300 GHz5.
However, theoretical calculations predict GFETs to be
capable of running at THz operating frequencies6. One
of the major factors preventing optimal THz RF per-
formance of GFETs is high series resistance of the ac-
cess regions between the source/drain electrodes and the
top-gated graphene channel. This parasitic access resis-
tance reduces device drive currents (ID) and transcon-
ductances (gm), thereby directly affecting GFET perfor-
mance. Electrostatic modulation of the access regions is
one way of reducing this resistance for devices on heav-
ily doped substrates7. This approach requires a global,
conducting back-gate and does not provide for indepen-
dent control of multiple devices on the same substrate,
and is unsuitable for GFETs on insulating substrates.
This problem can be addressed by fabricating GFETs
with self-aligned gates, where the access region dimen-
sions and consequently their resistances are reduced.
Previous methods of self-aligned GFET fabrication are
not straightforward, and either use physically assembled
nanowire gates5, or require pristine quality graphene and
ultra high vacuum metal-deposition8, or restrict scaling
of the top-gate dielectric9. In this work, we present a
simple and scalable approach of fabricating self-aligned
GFETs, exploiting the unique property of charge-transfer
doping of graphene using polyethyleneimine (PEI).
The problem of high access resistance in con-
ventional Si complementary metal-oxide-semiconductor
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FIG. 1. (Color online) (a) Schematic of a PEI spin-on-doped
back-gated GFET on Si/SiO2 and (b) optical micrograph of
a representative spin-on-doped GFET (scale bar is 10 µm)
(CMOS) transistors is overcome by heavily doping the
source/drain access regions through ion implantation10.
We employed a similar approach in this work, by using
charge-transfer doping of graphene with PEI11, to dope
the access regions and reduce their resistance. We chose
PEI due to its ease of application, but any other method
of doping (substitutional, surface-transfer,12 etc.) can,
in principle, be used for the same result. We fabricated
top-gated GFETs with exposed source/drain access re-
gions and doped them with PEI in a self-aligned manner
using a controllable method of spin-on-doping. The fab-
rication process is universally applicable to GFETs on
arbitrary substrates and is specifically demonstrated for
GFETs on Si/SiO2 and quartz substrates.
PEI spin-on-doping of graphene was characterized on
back-gated GFETs. Monolayer graphene was exfoliated
onto highly-doped n-type Si substrates with a 285 nm
thermally grown SiO2 layer acting as the back-gate di-
electric. Graphene active regions were patterned by e-
beam lithography (EBL) and oxygen plasma etching. A
second EBL step was performed to define metal contacts
for 4-point probe structures, followed by e-beam evapo-
ration of a 50 nm Ni layer as contact metal and a final
lift-off. The branched PEI (Sigma Aldrich,Mn ∼ 60,000,
Mw ∼ 750,000) molecular dopants were applied by spin-
coating a dilute solution of PEI in methanol onto the sub-
strate. A solution of 0.02% (by wt.) PEI in methanol was
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FIG. 2. (Color online) (a) Raman spectra of graphene before
and after doping with PEI. There is a reduction in I2D/IG
from 2.5 to 1.5 and an upshift of the G and 2D peaks after
doping. PEI characteristic peaks appear at ∼ 1500 cm−1. (b)
4-point resistivity measurements of the GFET after repetitive
spin-on-doping steps. There is a reduction in the extracted
carrier mobility with successive spin-on-doping steps (inset).
prepared by magnetic stirring in a dark, air-tight con-
tainer for a period of 48 hours. Methanol was used as a
solvent due to its high volatility which minimizes solvent
residue on the graphene surface. To dope the graphene,
this dopant solution was spin-coated onto the GFETs
at 1500 rpm for 60 s, followed by a quick bake at 90◦C
for 20 s to drive away any remaining methanol residue.
PEI, being a heavy macromolecule does not evaporate,
but forms a thin adsorbed layer on the graphene, thereby
doping it. Figure 1 (a) shows the schematic and Fig. 1
(b) the optical micrograph of a back-gated GFET after
spin-on-doping. PEI-doped graphene has a thin, uniform
layer of dopants adsorbed on it and cannot be optically
distinguished from clean, undoped graphene.
Figure 2 (a) compares the Raman spectra of graphene
before and after PEI-doping. The spectrum before dop-
ing is indicative of monolayer graphene with a 2D-to-G
peak intensity ratio, I2D/IG of 2.5 and a 2D band full
width at half maximum (FWHM) of 25 cm−113. Peaks
around 1500 cm−1 appear in the Raman spectrum after
doping. These peaks indicate the presence of PEI and
have been previously reported on carbon nanotube/PEI
composite fibers14. Reduction in the I2D/IG ratio to 1.5
and an upshift of both the G and 2D peaks is a fur-
ther indication of n-doping15,16. The PEI molecules are
weakly bonded to the graphene surface and are prone to
slow desorption under ambient conditions11. However,
the dopants can be sealed on the graphene surface using
an atomic layer deposition (ALD) oxide capping layer
to prevent desorption and ensure long-term stability of
doping17.
Control of the doping dose was achieved by repeti-
tive spin-on-doping steps. Figure 2 (b) shows 4-point
resistivity measurements of the back-gated GFET af-
ter successive PEI spin-on-doping steps. The undoped
GFET shows a Dirac point (VDIRAC) at + 3 V, likely
due to unintentional doping by water vapor during the
fabrication process18. VDIRAC shifts to - 5 V after the
first spin-on-doping step, signifying n-type doping due to
PEI. Successive spin-on-doping steps increasingly dope
the graphene n-type, as evident from shifts in VDIRAC
to larger negative voltages after every spin. Carrier mo-
bilities were extracted using a well-established field-effect
mobility model19 and plotted along with VDIRAC after
every spin-on-doping step in Fig. 2 (b) (inset). There is
a reduction in carrier mobility with each spin-on-doping
step, in accordance with previous reports of dopant in-
duced mobility degradation11. However, the mobility af-
ter four spin-on-doping steps still remains high at ∼ 6,000
cm2/Vs. An important effect of doping is reduction in
the graphene resistivity at VBG = 0 V from 4.5 kΩ/
to 1.5 kΩ/, a factor of 3X. This reduction in resistivity
when employed to the source/drain access regions of a
top-gated GFET can result in improved GFET perfor-
mance.
To test this hypothesis, dual-gated GFETs were fabri-
cated on clean, back-gated GFETs by patterning a top-
gate stack. A 20 nm ALD Al2O3 layer, seeded by a
15A˚ evaporated Al layer, was deposited as the top-gate
dielectric19. This was followed by a final EBL step to pat-
tern the top-gate electrode. A 50 nm Ni layer was sub-
sequently deposited as the top-gate metal contact. The
source/drain access regions of the GFET at this stage
were covered by the ALD Al2O3 layer, which was etched
away in order to dope them. This etch was performed
in a self-aligned manner using a 1:50 dilute HF solution
as the etchant. The top-gate metal acts as a self-aligned
hard mask during the etch and protects the top-gate di-
electric. It has to be noted that the HF solution etches
the underlying SiO2 layer too, albeit at a much slower
rate (5 nm/min.) than the ALD Al2O3 top-gate dielec-
tric (60 nm/min.). The etch could thus be conveniently
timed to minimize etching of the SiO2 layer. The ac-
cess regions were then finally spin-on-doped using PEI.
Figures 3 (a)-(c) illustrate the fabrication of self-aligned
spin-on-doped GFETs and Fig. 3 (d) shows an optical
micrograph of the finished top-gated GFET.
The drain current (ID) profiles of a GFET after self-
aligned etching, but prior to spin-on-doping, as a func-
tion of the back-gate bias (VBG), at different top-gate
biases (VTG) are shown in Fig. 3 (e). The profile at
VTG = 0 V shows two VDIRAC : a primary VDIRAC at
0 V and a secondary VDIRAC at ∼ -17 V. The primary
VDIRAC arises from the source/drain access regions and
the secondary VDIRAC from the top-gated graphene re-
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FIG. 3. (Color online) (a) Schematic of an as-fabricated top-gated GFET with ALD Al2O3 on top of the source/drain access
regions and electrodes, which was (b) etched with 1:50 dilute HF in a self-aligned manner using the top-gate metal as a hard
mask, and (c) subsequently spin-on-doped with PEI. The critical device dimensions are shown. (d) An optical micrograph
of a representative spin-on-doped GFET (scale bar is 10 µm). (e) Drain current (ID) profiles of a GFET prior to spin-on-
doping, as a function of VBG, at different VTG, show selective modulation of the top-gated graphene region, independent of the
access regions. (f) and (g) show the resistance contour plots for a GFET before self-aligned etching and after spin-on-doping
respectively. The slope of the contours of charge neutrality (dashed lines) gives CTG/CBG = 21.
gion. The n-type doping of the top-gated graphene is
unintentional, and is probably due to impurities in the
ALD Al2O3 layer. The position of the secondary VDIRAC
can be selectively modulated using the top-gate bias. A
negative VTG (= -0.5 V) depletes electrons from the top-
gated graphene region and shifts the secondary VDIRAC
close to 0 V, which, in turn, overlaps with the primary
VDIRAC to result in one “apparent” VDIRAC for the en-
tire graphene. A positive VTG (= +0.5 V), on the other
hand, induces excess electrons in the top-gated graphene
region and shifts its VDIRAC to a more negative voltage,
beyond - 30 V in this case, as evident from the downturn
of ID around - 30 V. The primary VDIRAC is unaffected
by the top-gate bias, signifying that the Dirac points of
the top-gated graphene and the access regions can be
modulated independent of each other.
Selective spin-on-doping of the GFETs was done only
in the exposed source/drain regions using 0.02% PEI,
while the top-gated graphene region was protected by the
top-gate stack. Figures 3 (f) and (g) show the resistance
contour plot of the device as a function of VTG and VBG
before the self-aligned etch and after self-aligned doping.
The only effect of self-aligned doping is to dope the ac-
cess regions n-type and shift their VDIRAC to a negative
voltage. This is evident as an apparent downward shift
of the resistance profile along the VBG axis after dop-
ing. The resistance profile along the VTG axis remains
the same before and after doping, signifying that there
is no effect of doping on the top-gated graphene region.
The dashed lines represent contours of charge neutrality
for the top-gated channel and their slope gives the ratio
of the top-gate capacitance to the back-gate capacitance,
CTG/CBG = 21. Using the back-gate capacitance value
of CBG = 11 nF/cm
2, the top-gate capacitance is esti-
mated to be CTG ∼ 236 nF/cm2. This corresponds to
a relative dielectric constant of 5.7 for the Al2O3 film,
which agrees with reports from literature for ALD Al2O3
films on graphene20. The slope remains unchanged after
the self-aligned etch and doping, thereby indicating no
degradation of dielectric properties.
The properties of a GFET with a top-gated channel
length, LG = 1.0 µm, channel width, WG = 7.0 µm and
access region length, LA = 1.5 µm, before and after two
self-aligned doping steps with 0.02% PEI are shown in
Fig. 4. The transfer characteristics show an improvement
in the maximum drive current (ID,max) from 7.4 µA to
16.6 µA and in the peak transconductance (gm,max) from
4.2 µS to 10.3 µS after two spins, an approximately 2.5X
improvement. The ION/IOFF ratio also improves by 20%
after two spins. To extract the reduction in access resis-
tance, the resistance profiles of the GFET (RSD) are fit
to the expression,
RSD = RS +
LG
eWGµFE
√
n02 + n2
(1)
where e is the electron charge, n is the field-modulated
carrier concentration, n0 is the residual carrier concen-
tration at the neutrality point, and µFE is the field-effect
mobility of the top-gated graphene region19. RS is the
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FIG. 4. (Color online) Transfer characteristics (at VBG =
0 V) of a top-gated GFET on Si/SiO2 before and after
one and two spins of 0.02% PEI self-aligned doping show a
2.2X and 2.5X improvement in the maximum drive current
(ID,max) and peak transconductance (gm,max) respectively
(inset). The profiles are fitted to the mobility model described
in Eq. 1 (circles) to extract a carrier mobility (µFE) ∼ 6,800
cm2/Vs before doping and ∼ 6,300 cm2/Vs after two doping
spins.
total series resistance contribution from the source/drain
contacts, RC and access regions, RA; RS = RC + RA.
The undoped device shows a µFE ∼ 6,800 cm2/Vs, which
reduces to∼ 6,300 cm2/Vs after doping. RS reduces from
2.6 kΩ to 1.5 kΩ after one spin, and further down to 1.1
kΩ after two spins. This reduction in RS is primarily
from reduction of RA. It has to be noted that, in addi-
tion to improving the device characteristics, self-aligned
spin-on-doping can be used as a knob to tune the ID of
a GFET post-fabrication, by varying the doping dose.
This method of tuning ID can be particularly useful to
compensate for device-to-device variability in graphene
integrated circuits21.
The full advantage of self-aligned spin-on-doping is re-
alized on GFETs on insulating substrates, where the ab-
sence of a back-gate makes it impossible to electrostat-
ically modulate the access region resistance19. Insulat-
ing substrates are also better suited for RF applications
due to their lower parasitic capacitances. We specifi-
cally chose single crystal quartz substrates, since they
are ideal for low loss, temperature stable high-frequency
electronics22. To fabricate GFETs on quartz, monolayer
graphene was first exfoliated on Si/SiO2 substrates and
transferred onto quartz using a poly(methyl methacry-
late) based transfer method23. Subsequent processing
was similar to the processing used for fabricating top-
gated GFETs on Si/SiO2 substrates.
Transfer characteristics of a top-gated GFET on
quartz, before and after self-aligned doping using 0.02%
PEI are shown in Fig. 5. The device dimensions are:
LG = 2.0 µm, WG = 7.0 µm and LA = 1.8 µm. The
gains in device performance are similar to the GFET on
Si/SiO2. ID,max improves from 6.8 µA to 15.3 µA and
gm,max from 4.3 µS to 13.1 µS, a ∼ 3 X improvement.
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FIG. 5. (Color online) (a) Schematic of a self-aligned spin-
on-doped GFET on quartz. (b) Optical micrograph of the
GFET, with the graphene region marked by a dashed box.
(scale bar is 10 µm) (c) The transfer characteristics show a ∼
2.2X increase in ID,max and a ∼ 3X increase in gm,max (inset).
The extracted carrier mobility (circles) reduces only slightly,
from 5,600 cm2/Vs to 5,200 cm2/Vs after 0.02% PEI doping.
A carrier mobility of 5,600 cm2/Vs is extracted for the
undoped device, which reduces slightly to 5,200 cm2/Vs
after doping. These values are comparable to the GFET
on Si/SiO2 and indicate that quartz can be an attractive
insulating substrate for graphene electronics.
In summary, we have demonstrated a simple and con-
trollable method of spin-on-doping graphene using PEI
as a chemical dopant. Control of the doping dose was
achieved by repetitive spin-on-doping steps. We fabri-
cated dual-gated GFETs on Si/SiO2 substrates and spin-
on-doped their access regions in a self-aligned manner to
reduce their resistance and improve device performance
by up to 2.5X. Further, we fabricated GFETs on insu-
lating quartz substrates and spin-on-doped their access
regions, which enhanced their device characteristics by
up to 3X. These results indicate that chemical doping of
the source/drain access regions can be a viable method of
improving GFET performance on arbitrary substrates.
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